Author of the publication

A 2.71 nJ/Pixel Gaze-Activated Object Recognition System for Low-Power Mobile Smart Glasses.

, , , , , , and . IEEE J. Solid State Circuits, 51 (1): 45-55 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Energy-Efficient and Scalable Deep Learning/Inference Processor With Tetra-Parallel MIMD Architecture for Big Data Applications., , , , , , and . IEEE Trans. Biomed. Circuits Syst., 9 (6): 838-848 (2015)A 0.5-degree error 10mW CMOS image sensor-based gaze estimation processor with logarithmic processing., , , and . VLSIC, page 46-. IEEE, (2015)14.6 A 0.62mW ultra-low-power convolutional-neural-network face-recognition processor and a CIS integrated with always-on haar-like face detector., , , , , and . ISSCC, page 248-249. IEEE, (2017)An Augmented Reality Processor with a Congestion-Aware Network-on-Chip Scheduler., , , , , , , and . IEEE Micro, 34 (6): 31-41 (2014)A 24 μW 38.51 mΩrms resolution bio-impedance sensor with dual path instrumentation amplifier., , , , , , , and . ESSCIRC, page 223-226. IEEE, (2017)4.6 A1.93TOPS/W scalable deep learning/inference processor with tetra-parallel MIMD architecture for big-data applications., , , , , and . ISSCC, page 1-3. IEEE, (2015)18.1 A 2.71nJ/pixel 3D-stacked gaze-activated object-recognition system for low-power mobile HMD applications., , , , , , and . ISSCC, page 1-3. IEEE, (2015)Low-Power Convolutional Neural Network Processor for a Face-Recognition System., , , and . IEEE Micro, 37 (6): 30-38 (2017)CNNP-v2: A Memory-Centric Architecture for Low-Power CNN Processor on Domain-Specific Mobile Devices., , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 9 (4): 598-611 (2019)CNNP-v2: An Energy Efficient Memory-Centric Convolutional Neural Network Processor Architecture., , , and . AICAS, page 38-41. IEEE, (2019)