Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Merging the interface: power, area and accuracy co-optimization for RRAM crossbar-based mixed-signal computing system.

B. Li, L. Xia, P. Gu, Y. Wang, and H. Yang. DAC, page 13:1-13:6. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yang Yang

Other publications of authors with the same name

A fault-tolerant structure for reliable multi-core systems based on hardware-software co-design.B. Xia, F. Qiao, H. Yang, and H. Wang. ISQED, page 191-197. IEEE, (2010)TSV-aware topology generation for 3D Clock Tree Synthesis.W. Liu, H. Du, Y. Wang, Y. Ma, Y. Xie, J. Quan, and H. Yang. ISQED, page 300-307. IEEE, (2013)Increasing Compression Ratio of Low Complexity Compressive Sensing Video Encoder with Application-Aware Configurable Mechanism.S. Yu, F. Qiao, L. Luo, and H. Yang. CoRR, (2013)A Survey of FPGA Based Neural Network Accelerator.K. Guo, S. Zeng, J. Yu, Y. Wang, and H. Yang. CoRR, (2017)Temperature-Aware NBTI Modeling and the Impact of Standby Leakage Reduction Techniques on Circuit Performance Degradation.Y. Wang, H. Luo, K. He, R. Luo, H. Yang, and Y. Xie. IEEE Trans. Dependable Secur. Comput., 8 (5): 756-769 (2011)14.3 A 65nm Computing-in-Memory-Based CNN Processor with 2.9-to-35.8TOPS/W System Energy Efficiency Using Dynamic-Sparsity Performance-Scaling Architecture and Energy-Efficient Inter/Intra-Macro Data Reuse.J. Yue, Z. Yuan, X. Feng, Y. He, Z. Zhang, X. Si, R. Liu, M. Chang, X. Li, H. Yang and 1 other author(s). ISSCC, page 234-236. IEEE, (2020)Adaptive Circuit Approaches to Low-Power Multi-Level/Cell FeFET Memory.J. Wu, Y. Xu, B. Xue, Y. Wang, Y. Liu, H. Yang, and X. Li. ASP-DAC, page 407-413. IEEE, (2020)A Novel Reconfigurable Computing Architecture for Image Signal Processing Using Circuit-Switched NoC and Synchronous Dataflow Model.F. Li, F. Qiao, Q. Wei, and H. Yang. CoRR, (2013)Merging the interface: power, area and accuracy co-optimization for RRAM crossbar-based mixed-signal computing system.B. Li, L. Xia, P. Gu, Y. Wang, and H. Yang. DAC, page 13:1-13:6. ACM, (2015)Two-phase fine-grain sleep transistor insertion technique in leakage critical circuits.Y. Wang, Y. Liu, R. Luo, H. Yang, and H. Wang. ISLPED, page 238-243. ACM, (2006)

BibSonomy

Disambiguation of "Yang, Huazhong"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Merging the interface: power, area and accuracy co-optimization for RRAM crossbar-based mixed-signal computing system.

Please choose a person to relate this publication to

Yang Yang

Yang Yang

Yang Yang

Yang Yang

Yang Yang

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Yang, Huazhong"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Merging the interface: power, area and accuracy co-optimization for RRAM crossbar-based mixed-signal computing system.

Please choose a person to relate this publication to

Yang Yang

Yang Yang

Yang Yang

Yang Yang

Yang Yang

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Merging the interface: power, area and accuracy co-optimization for RRAM crossbar-based mixed-signal computing system.