( en | de | ru )

 

Disambiguation of "Ganapathy, Shrikanth"

Author of the publication

copydeleteadd this publication to your clipboard
Killi: Runtime Fault Classification to Deploy Low Voltage Caches without MBIST.

, , , , and . HPCA, page 304-316. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Ganapathy, Shrikanth
add a person with the name Ganapathy, Shrikanth
 

Other publications of authors with the same name

Approximate computing with unreliable dynamic memories., , , , and . NEWCAS, page 1-4. IEEE, (2015)iRMW: A low-cost technique to reduce NBTI-dependent parametric failures in L1 data caches., , , and . ICCD, page 68-74. IEEE Computer Society, (2014)A novel variation-tolerant 4T-DRAM cell with enhanced soft-error tolerance., , , , , and . ICCD, page 472-477. IEEE Computer Society, (2012)Dynamic fine-grain body biasing of caches with latency and leakage 3T1D-based monitors., , , and . ICCD, page 332-338. IEEE Computer Society, (2011)Impact of positive bias temperature instability (PBTI) on 3T1D-DRAM cells., , , , and . Integr., 45 (3): 246-252 (2012)Reliability in the face of variability in nanometer embedded memories.. Polytechnic University of Catalonia, Spain, (2014)Design for Testability of Functional Cores in High Performance Node Architectures., , and . DELTA, page 302-307. IEEE Computer Society, (2008)Killi: Runtime Fault Classification to Deploy Low Voltage Caches without MBIST., , , , and . HPCA, page 304-316. IEEE, (2019)Analysis and Characterization of Ultra Low Power Branch Predictors., , , , and . ICCD, page 144-147. IEEE Computer Society, (2018)Cloak: tolerating non-volatile cache read latency., , , , and . ICS, page 22:1-22:13. ACM, (2022)