( en | de | ru )

 

Disambiguation of "Kukimoto, Yuji"

Author of the publication

copydeleteadd this publication to your clipboard
VIS.

, , , , , , , , , , , , , , , and . FMCAD, volume 1166 of Lecture Notes in Computer Science, page 248-256. Springer, (1996)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yuji Kera

Yuji Ishida

Yuji Nagamachi

Yuji Takahashi

Yuji Nawata

 

Other publications of authors with the same name

Calibration-Based Differentiable Timing Optimization in Non-linear Global Placement., , , , and . ISPD, page 31-39. ACM, (2024)A Data Path Verifier for Register Transfer Level Using Temporal Logic Language Tokio., , , and . CAV, volume 531 of Lecture Notes in Computer Science, page 76-85. Springer, (1990)Application of Boolean Unification to Combinational Logic Synthesis., , , and . ICCAD, page 510-513. IEEE Computer Society, (1991)Patching Method for Lookup-Table Type FPLs., and . FPL, volume 705 of Lecture Notes in Computer Science, page 61-70. Springer, (1992)A redesign technique for combinational circuits based on gate reconnections., , and . ICCAD, page 632-637. IEEE Computer Society / ACM, (1994)Delay-Optimal Technology Mapping by DAG Covering., , and . DAC, page 348-351. ACM Press, (1998)Hierarchical Functional Timing Analysis., and . DAC, page 580-585. ACM Press, (1998)VIS., , , , , , , , , and 6 other author(s). FMCAD, volume 1166 of Lecture Notes in Computer Science, page 248-256. Springer, (1996)Timing-safe false path removal for combinational modules., and . ICCAD, page 544-550. IEEE Computer Society, (1999)Refining switching window by time slots for crosstalk noise calculation., , and . ICCAD, page 583-586. ACM / IEEE Computer Society, (2002)