( en | de | ru )

 

Disambiguation of "Nikolic, Borivoje"

Author of the publication

copydeleteadd this publication to your clipboard
Per-Core DVFS With Switched-Capacitor Converters for Energy Efficiency in Manycore Processors.

, , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (4): 723-730 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Stephan Nikolic

Djordje Nikolic

Zeljko Nikolic

Nina Nikolic

Boris Nikolic

 

Other publications of authors with the same name

Guest Editorial Introduction to the Special Issue on the 2022 Symposium on VLSI Circuits., and . IEEE J. Solid State Circuits, 58 (4): 897-900 (2023)Design Techniques for a 6.4-32-Gb/s 0.96-pJ/b Continuous-Rate CDR With Stochastic Frequency-Phase Detector., , , , and . IEEE J. Solid State Circuits, 57 (2): 573-585 (2022)A 500-Mb/s soft-output Viterbi decoder., , , and . IEEE J. Solid State Circuits, 38 (7): 1234-1241 (2003)An Efficient 10GBASE-T Ethernet LDPC Decoder Design With Low Error Floors., , , and . IEEE J. Solid State Circuits, 45 (4): 843-855 (2010)A generator of memory-based, runtime-reconfigurable 2N3M5K FFT engines., , and . ICASSP, page 1016-1020. IEEE, (2016)Simpler, more efficient design.. ESSCIRC, page 20-25. IEEE, (2015)Managing variability for ultimate energy efficiency.. ECCTD, page 1-4. IEEE, (2011)BROOM: An Open-Source Out-of-Order Processor With Resilient Low-Voltage Operation in 28-nm CMOS., , , , and . IEEE Micro, 39 (2): 52-60 (2019)A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI., , , , , , , , , and 1 other author(s). IEEE Trans. Very Large Scale Integr. Syst., 28 (12): 2721-2725 (2020)Level conversion for dual-supply systems., , and . IEEE Trans. Very Large Scale Integr. Syst., 12 (2): 185-195 (2004)