From post

Fault tolerance on-chip: a reliable computing paradigm using self-test, self-diagnosis, and self-repair (3S) approach.

, , , и . Sci. China Inf. Sci., 61 (11): 112102:1-112102:17 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

FlatProxy: A DPU-centric Service Mesh Architecture for Hyperscale Cloud-native Application., , , , , и . CoRR, (2023)Performance-asymmetry-aware scheduling for Chip Multiprocessors with static core coupling., , , , и . J. Syst. Archit., 56 (10): 534-542 (2010)Portrait: A holistic computation and bandwidth balanced performance evaluation model for heterogeneous systems., , , и . Sustain. Comput. Informatics Syst., (2022)Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design - A Self-Test, Self-Diagnosis, and Self-Repair-Based Approach, , и . Springer, (2023)Tetris: re-architecting convolutional neural network computation for machine learning accelerators., , , , и . ICCAD, стр. 21. ACM, (2018)Amphisbaena: Modeling two orthogonal ways to hunt on heterogeneous many-cores., , , и . ASP-DAC, стр. 394-399. IEEE, (2014)ApproxEye: Enabling approximate computation reuse for microrobotic computer vision., , , , и . ASP-DAC, стр. 402-407. IEEE, (2017)Orchestrator: a low-cost solution to reduce voltage emergencies for multi-threaded applications., , , и . DATE, стр. 208-213. EDA Consortium San Jose, CA, USA / ACM DL, (2013)SmartShuttle: Optimizing off-chip memory accesses for deep learning accelerators., , , , , , и . DATE, стр. 343-348. IEEE, (2018)M-IVC: Using Multiple Input Vectors to Minimize Aging-Induced Delay., , , , , и . Asian Test Symposium, стр. 437-442. IEEE Computer Society, (2009)