( en | de | ru )

 

Disambiguation of "Moshovos, Andreas"

Author of the publication

copydeleteadd this publication to your clipboard
Stripes: Bit-serial deep neural network computing.

, , , , and . MICRO, page 19:1-19:12. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Andreas

Andreas Sarcletti

Die Bedeutung von Praktika und studentischen Erwerbstätigkeiten für den Berufseinstieg.. Uni Bamberg, (2009)

Andreas Ströhl

Die Geste Mensch: Vilém Flussers Kulturtheorie als kommunikationsphilosophischer Zukunftsentwurf. Uni Marburg, (2009)

Andreas Nerlich

Lebensumstände und Krankheiten einer mittelalterlich bis neuzeitlichen Bevölkerung Südddeutschlands: paläopathologische Untersuchungen. Uni München, (2009)

Andreas Edelmann

Direkte Empfindlichkeitsprüfung von Bakterien aus positiven Blutkulturen: genügt die Zuverlässigkeit der Agardiffusionsmethode den klinischen Anforderungen?. Uni Ulm, (2009)
 

Other publications of authors with the same name

Reducing Memory Latency via Read-after-Read Memory Dependence Prediction., and . IEEE Trans. Computers, 51 (3): 313-326 (2002)Behavior and Performance of Interactive Multi-Player Game Servers., , and . Clust. Comput., 6 (4): 355-366 (2003)Reducing OLTP instruction misses with thread migration., , , and . DaMoN, page 9-15. ACM, (2012)Dynamic Stripes: Exploiting the Dynamic Precision Requirements of Activation Values in Neural Networks., , , and . CoRR, (2017)A dual grain hit-miss detector for large die-stacked DRAM caches., , , , , and . DATE, page 89-92. EDA Consortium San Jose, CA, USA / ACM DL, (2013)SPREX: A soft processor with Runahead execution., and . ReConFig, page 1-7. IEEE, (2012)Proteus: Exploiting precision variability in deep neural networks., , , , , , and . Parallel Comput., (2018)A Building Block for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy., and . IEEE Comput. Archit. Lett., 6 (2): 33-36 (2007)A physical level study and optimization of CAM-based checkpointed register alias table., , and . ISLPED, page 233-236. ACM, (2008)On the latency, energy and area of checkpointed, superscalar register alias tables., , , , and . ISLPED, page 379-382. ACM, (2007)