( en | de | ru )

 

Disambiguation of "Llosa, Josep"

Author of the publication

copydeleteadd this publication to your clipboard
Cost-Conscious Strategies to Increase Performance of Numerical Programs on Aggressive VLIW Architectures.

, , , and . IEEE Trans. Computers, 50 (10): 1033-1051 (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Josep

Josep Castanyé

Josep Callizo

Josep Grebner

Stefanie Joseph

 

Other publications of authors with the same name

Performance and Power Evaluation of Clustered VLIW Processors with Wide Functional Units., , , , and . SAMOS, volume 3133 of Lecture Notes in Computer Science, page 88-97. Springer, (2004)A comparative study of modulo scheduling techniques., , and . ICS, page 97-106. ACM, (2002)Increasing Memory Bandwidth with Wide Buses: Compiler, Hardware and Performance Trade-Offs., , , and . International Conference on Supercomputing, page 12-19. ACM, (1997)Register Constrained Modulo Scheduling., , , and . IEEE Trans. Parallel Distributed Syst., 15 (5): 417-430 (2004)Software and Hardware Techniques to Optimize Register File Utilization in VLIW Architectures., , , and . Int. J. Parallel Program., 32 (6): 447-474 (2004)Optimizing Program Locality Through CMEs and GAs., , , and . IEEE PACT, page 68-78. IEEE Computer Society, (2003)Lightning Talks of EduHPC 2022., , , , , , , , , and 16 other author(s). EduHPC@SC, page 42-49. IEEE, (2022)Improved spill code generation for software pipelined loops., , , and . PLDI, page 134-144. ACM, (2000)A fast and accurate framework to analyze and optimize cache memory behavior., , , and . ACM Trans. Program. Lang. Syst., 26 (2): 263-300 (2004)Hybrid multithreading for VLIW processors., , and . CASES, page 37-46. ACM, (2009)