Author of the publication

A 10-b 320-MS/s Dual-Residue Pipelined SAR ADC with Binary Search Current Interpolator.

, , , , , and . CICC, page 1-4. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 0.9V 0.022mm2 103dB DR Switched-Capacitor Audio Delta-Sigma Modulator Using Input-Referred kT/C Noise Reduction Technique., , , , and . A-SSCC, page 1-3. IEEE, (2021)A 101 dB Dynamic Range Delta-Sigma Modulator Using Modified Feed-Forward Architecture for Audio Application., , , , , and . ISOCC, page 7-8. IEEE, (2019)A Single-Trim Switched Capacitor CMOS Bandgap Reference With a 3σ Inaccuracy of +0.02%, -0.12% for Battery-Monitoring Applications., , , , , , and . IEEE J. Solid State Circuits, 56 (4): 1197-1206 (2021)A CMOS Analog Front-End for Hall Sensor Readout IC., , , and . ICEIC, page 1-3. IEEE, (2024)A 96dB Dynamic Range 2kHz Bandwidth 2nd Order Delta-Sigma Modulator Using Modified Feed-Forward Architecture With Delayed Feedback., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (5): 1645-1649 (2021)A Single-Loop Third-Order 10-MHz BW Source-Follower-Integrator Based Discrete-Time Delta-Sigma ADC., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (2): 401-405 (February 2023)A Third-Order DT Delta-Sigma Modulator With Noise-Coupling Technique., , , , , and . ISOCC, page 3-4. IEEE, (2020)A 430-MS/s 7-b Asynchronous SAR ADC With a 40 fF Input Sampling Capacitor., , , , , , , , and . ISOCC, page 235-236. IEEE, (2022)A 10-b 900-MS/s Single-Channel Pipelined-SAR ADC Using Current-Mode Reference Scaling., , , , , , and . A-SSCC, page 1-2. IEEE, (2020)A 10-b 320-MS/s Dual-Residue Pipelined SAR ADC with Binary Search Current Interpolator., , , , , and . CICC, page 1-4. IEEE, (2019)