Author of the publication

A Low-Power Multichannel Time-to-Digital Converter Using All-Digital Nested Delay-Locked Loops With 50-ps Resolution and High Throughput for LiDAR Sensors.

, , , , , , , , , and . IEEE Trans. Instrum. Meas., 69 (11): 9262-9271 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Wideband Circularly Polarized Pixelated Dielectric Resonator Antenna., , , and . Sensors, 16 (9): 1349 (2016)3.7V high frequency DC-DC synchronous boost converter with smooth loop handover., , , and . ISCIT, page 191-194. IEEE, (2014)A Design of Fast-Settling, Low-Power 4.19-MHz Real-Time Clock Generator With Temperature Compensation and 15-dB Noise Reduction., , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (6): 1151-1158 (2018)All-Digital Bandwidth Mismatch Calibration of TI-ADCs Based on Optimally Induced Minimization., , and . IEEE Trans. Very Large Scale Integr. Syst., 28 (5): 1175-1184 (2020)High-Efficiency Stacked Power Amplifier IC With 23% Fractional Bandwidth for Average Power Tracking Application., , , , , , , , , and 1 other author(s). IEEE Access, (2019)A Fully Digital AGC System with 100 MHz Bandwidth and 35 dB Dynamic Range Power Detectors for DVB-S2 Application., and . IEICE Trans. Electron., 92-C (1): 127-134 (2009)A Wide-Locking-Range Dual Injection-Locked Frequency Divider With an Automatic Frequency Calibration Loop in 65-nm CMOS., , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 62-II (4): 327-331 (2015)Broadband Doherty Power Amplifier Based on Asymmetric Load Matching Networks., , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 62-II (6): 533-537 (2015)A 3.9 mW Bluetooth Low-Energy Transmitter Using All-Digital PLL-Based Direct FSK Modulation in 55 nm CMOS., , , , , , , , , and 1 other author(s). IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (9): 3037-3048 (2018)Modeling Random Clock Jitter Effect of High-Speed Current-Steering NRZ and RZ DAC., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (9): 2832-2841 (2018)