( en | de | ru )

 

Disambiguation of "de Gyvez, José Pineda"

Author of the publication

copydeleteadd this publication to your clipboard
Behavioral Testing of Cellular Neural Networks.

, and . ISCAS, page 229-232. IEEE, (1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

José Robinson Ramírez Pineda

José Guillermo De Aguinaga

Humberto Jorge José

Nadine José Gonzalez

Marcos Pineda

 

Other publications of authors with the same name

A Universal Interface Between PC and Neural Networks Hardware., , , and . ISCAS, page 1169-1172. IEEE, (1995)Behavioral Testing of Cellular Neural Networks., and . ISCAS, page 229-232. IEEE, (1994)Time Domain Analog Wavelet Transform in Real-Time., and . ISCAS, page 1640-1643. IEEE, (1995)A microcontroller with 96% power-conversion efficiency using stacked voltage domains., , , , , , , , , and . VLSI Circuits, page 1-2. IEEE, (2016)Full-signature real-time corrosion detection of underground casing pipes., , and . IEEE Trans. Instrumentation and Measurement, 49 (1): 120-128 (2000)Logic synthesis of low-power ICs with ultra-wide voltage and frequency scaling., , , and . DATE, page 1-2. European Design and Automation Association, (2014)PRESS/HOLD/RELEASE Ultrasonic Gestures and Low Complexity Recognition Based on TCN., , and . SiPS, page 172-177. IEEE, (2019)Logic Design Partitioning for Stacked Power Domains., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (11): 3045-3056 (2017)IC defect sensitivity for footprint-type spot defects., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 11 (5): 638-658 (1992)Lower power by voltage stacking: a fine-grained system design approach., , , , and . DAC, page 78:1-78:5. ACM, (2016)