( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Accurate Energy Modelling on the Cortex-M0 Processor for Profiling and Static Analysis.

, , , , и . ICECS 2022, стр. 1-4. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

José Reynoso Núñez

Allan José Lacayo Núñez

José Reyes L

Marco Núñez-Müller

Ismael Núñez-Riboni

 

Другие публикации лиц с тем же именем

Run-time power and performance scaling with CPU-FPGA hybrids., и . AHS, стр. 55-60. IEEE, (2014)Energy efficient Reconfigurable Computing with Adaptive Voltage and Logic scaling.. SIGARCH Comput. Archit. News, 42 (4): 87-92 (2014)Energy Proportional Heterogenous Computing with Reconfigurable MPSoC.. HPCS, стр. 642. IEEE, (2019)Reconfigurable Network Stream Processing on Virtualized FPGA Resources., , , и . Int. J. Reconfigurable Comput., (2018)Energy proportional streaming spiking neural network in a reconfigurable system., и . Microprocess. Microsystems, (2017)High-Performance Ultrasonic Levitation with FPGA-based Phased Arrays., , , , , и . CoRR, (2019)On the Hardware Reduction of z-Datapath of Vectoring CORDIC., , , , и . ISCAS, стр. 3002-3005. IEEE, (2007)Fused Architecture for Dense and Sparse Matrix Processing in TensorFlow Lite.. IEEE Micro, 42 (6): 55-66 (2022)Simultaneous Multiprocessing on a FPGA+CPU Heterogeneous System-On-Chip., , , , , , и . PARCO, том 32 из Advances in Parallel Computing, стр. 677-686. IOS Press, (2017)A Low-complexity FPGA TDC based on a DSP Delay Line and a Wave Union Launcher., , и . DSD, стр. 101-108. IEEE, (2022)