( en | de | ru )

 

Disambiguation of "Kobayashi, Haruo"

Author of the publication

copydeleteadd this publication to your clipboard
A Small Chip Area Stochastic Calibration for TDC Using Ring Oscillator.

, , , , , , and . J. Electron. Test., 30 (6): 653-663 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Haruo Oba

Yoshitake Kobayashi

Wakiko Kobayashi

Wataru Kobayashi

Makoto Kobayashi

 

Other publications of authors with the same name

Spatial and temporal stability of vision chips including parasitic inductances and capacitances., and . ICASSP, page 1081-1084. IEEE, (1998)Image processing regularization filters on layered architecture., , , and . Neural Networks, 6 (3): 327-350 (1993)CMOS Circuits to Measure Timing Jitter Using a Self-Referenced Clock and a Cascaded Time Difference Amplifier With Duty-Cycle Compensation., , , , and . IEEE J. Solid State Circuits, 47 (11): 2701-2710 (2012)High-Efficiency Charge-Pump Circuits which Use a 0.5Vdd-Step Pumping Method., , , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 86-A (2): 371-380 (2003)IEEE754 Binary32 Floating-Point Logarithmic Algorithms Based on Taylor-Series Expansion with Mantissa Region Conversion and Division., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 105-A (7): 1020-1027 (2022)Revisit to Histogram Method for ADC Linearity Test: Examination of Input Signal and Ratio of Input and Sampling Frequencies., , , , , , , , , and 2 other author(s). J. Electron. Test., 38 (1): 21-38 (2022)A Practical Analog BIST Cooperated with an LSI Tester., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 89-A (2): 465-468 (2006)Analysis of Coupled Inductors for Low-Ripple Fast-Response Buck Converter., , , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 92-A (2): 451-455 (2009)Asynchronous capacitive SAR ADC based on Hopfield network., , , , , and . IEICE Electron. Express, 19 (18): 20220276 (2022)Design methodology for determining the number of stages in a cascaded time amplifier to minimize area consumption., , and . IEICE Electron. Express, 10 (11): 20130289 (2013)