( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
System-On-Chip for Biologically Inspired Vision Applications.

, , , , , , , и . Inf. Media Technol., 7 (4): 1294-1318 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

No persons found for author name Chandramoorthy, Nandhini
add a person with the name Chandramoorthy, Nandhini
 

Другие публикации лиц с тем же именем

BoFL: bayesian optimized local training pace control for energy efficient federated learning., , , , , , , , и . Middleware, стр. 188-201. ACM, (2022)Energy Efficiency Boost in the AI-Infused POWER10 Processor., , , , , , , , , и 16 other автор(ы). ISCA, стр. 29-42. IEEE, (2021)Bit Error Robustness for Energy-Efficient DNN Accelerators., , , и . MLSys, mlsys.org, (2021)Resilient Low Voltage Accelerators for High Energy Efficiency., , , , , , , , и . HPCA, стр. 147-158. IEEE, (2019)MulBERRY: Enabling Bit-Error Robustness for Energy-Efficient Multi-Agent Autonomous Systems., , , , , , и . ASPLOS (2), стр. 746-762. ACM, (2024)System-On-Chip for Biologically Inspired Vision Applications., , , , , , , и . Inf. Media Technol., 7 (4): 1294-1318 (2012)Modeling steep slope devices: From circuits to architectures., , , , , , и . DATE, стр. 1-6. European Design and Automation Association, (2014)A 12nm Agile-Designed SoC for Swarm-Based Perception with Heterogeneous IP Blocks, a Reconfigurable Memory Hierarchy, and an 800MHz Multi-Plane NoC., , , , , , , , , и 8 other автор(ы). ESSCIRC, стр. 269-272. IEEE, (2022)Analyzing and Improving Resilience and Robustness of Autonomous Systems., , , , и . ICCAD, стр. 102:1-102:9. ACM, (2022)Achieving High-Performance Video Analytics with Lightweight Cores and a Sea of Hardware Accelerators., и . ISVLSI, стр. 462-467. IEEE Computer Society, (2014)