Author of the publication

Programming and Runtime Support to Blaze FPGA Accelerator Deployment at Datacenter Scale.

, , , , , , and . SoCC, page 456-469. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

HeatViT: Hardware-Efficient Adaptive Token Pruning for Vision Transformers., , , , , , , , , and 1 other author(s). HPCA, page 442-455. IEEE, (2023)LEAP: A Deep Learning based Aging-Aware Architecture Exploration Framework for FPGAs., , , and . FPGA, page 146. ACM, (2021)Supporting Address Translation for Accelerator-Centric Architectures., , , and . HPCA, page 37-48. IEEE Computer Society, (2017)Caffeine: towards uniformed representation and acceleration for deep convolutional neural networks., , , , and . ICCAD, page 12:1-12:8. ACM, (2016)Fast and High-Performance Learned Image Compression With Improved Checkerboard Context Model, Deformable Residual Module, and Knowledge Distillation., , , , , , and . IEEE Trans. Image Process., (2024)Measuring Microarchitectural Details of Multi- and Many-Core Memory Systems through Microbenchmarking., , , , , , and . ACM Trans. Archit. Code Optim., 11 (4): 55:1-55:26 (2014)A quantitative analysis on microarchitectures of modern CPU-FPGA platforms., , , , , and . DAC, page 109:1-109:6. ACM, (2016)ARAPrototyper: Enabling Rapid Prototyping and Evaluation for Accelerator-Rich Architecture (Abstact Only)., , , and . FPGA, page 281. ACM, (2016)SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs., , and . FPL, page 286-293. IEEE, (2021)HyBNN: Quantifying and Optimizing Hardware Efficiency of Binary Neural Networks., , , , , and . FCCM, page 203. IEEE, (2023)