( en | de | ru )

 

Disambiguation of "Vasilache, Nicolas"

Author of the publication

copydeleteadd this publication to your clipboard
Memory reuse optimizations in the R-Stream compiler.

, , , and . GPGPU@ASPLOS, page 42-53. ACM, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Iliana Vasilache

Andreas Vasilache

Nicolas Jeanvoine

Plasma-material interaction and electrode degradation in high voltage ignition discharges. Uni Saarbrücken, (2009)

Nicolas Streidl

Nicolas Grett

 

Other publications of authors with the same name

Joint scheduling and layout optimization to enable multi-level vectorization, , , and . IMPACT, Paris, France, (2012)Diagonal Rescaling For Neural Networks., , and . CoRR, (2017)MLIR: Scaling Compiler Infrastructure for Domain Specific Computation., , , , , , , , , and . CGO, page 2-14. IEEE, (2021)Re-Introduction of communication-avoiding FMM-accelerated FFTs with GPU acceleration., , , , and . HPEC, page 1-6. IEEE, (2013)A Tale of Three Runtimes., , , , , , and . CoRR, (2014)Code Generation for In-Place Stencils., , , , , and . CGO, page 2-13. ACM, (2023)Automatic communication optimizations through memory reuse strategies., , , and . PPoPP, page 277-278. ACM, (2012)A mapping path for multi-GPGPU accelerated computers from a portable high level programming abstraction., , , , , , and . GPGPU, volume 425 of ACM International Conference Proceeding Series, page 51-61. ACM, (2010)TinyIREE: An ML Execution Environment for Embedded Systems from Compilation to Deployment., , , , , and . CoRR, (2022)Memory reuse optimizations in the R-Stream compiler., , , and . GPGPU@ASPLOS, page 42-53. ACM, (2013)