( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Dynamic partitioning of processing and memory resources in embedded MPSoC architectures.

, , , , и . DATE, стр. 690-695. European Design and Automation Association, Leuven, Belgium, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Melih Kandemir

Judith Kandemir

Yasemin Kandemir

Bahadir Kandemir

Mahmut Günay

 

Другие публикации лиц с тем же именем

Reducing Energy Consumption in Chip Multiprocessors Using Workload Variations., , , , и . Ultra Low-Power Electronics and Design, Kluwer / Springer, (2004)TaPEr: tackling power emergencies in the dark silicon era by exploiting resource scalability., , и . Conf. Computing Frontiers, стр. 16:1-16:8. ACM, (2015)Hybrid-comp: A criticality-aware compressed last-level cache., , , и . ISQED, стр. 25-30. IEEE, (2018)Compilation for Distributed Memory Architectures., и . The Compiler Design Handbook, CRC Press, (2002)The Sleep Deprivation Attack in Sensor Networks: Analysis and Methods of Defense., , , , , и . IJDSN, 2 (3): 267-287 (2006)Leveraging value locality for efficient design of a hybrid cache in multicore processors., , , и . ICCAD, стр. 1-8. IEEE, (2017)Using data replication to reduce communication energy on chip multiprocessors., , , и . ASP-DAC, стр. 769-772. ACM Press, (2005)Optimizing embedded applications using programmer-inserted hints., и . ASP-DAC, стр. 157-160. ACM Press, (2005)FUSE: Fusing STT-MRAM into GPUs to Alleviate Off-Chip Memory Access Overheads., , и . HPCA, стр. 426-439. IEEE, (2019)Performance aware secure code partitioning., , и . DATE, стр. 1122-1127. EDA Consortium, San Jose, CA, USA, (2007)