( en | de | ru )

 

Disambiguation of "Veidenbaum, Alexander V."

Author of the publication

copydeleteadd this publication to your clipboard
A Data Cache with Dynamic Mapping.

, , and . LCPC, volume 2958 of Lecture Notes in Computer Science, page 436-450. Springer, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

V Saile

V Geoffroy

V Ustinov

V Adams

V Fendrich

 

Other publications of authors with the same name

High performance annotation-aware JVM for Java cards., , , and . EMSOFT, page 52-61. ACM, (2005)Guest Editor's Introduction: Application-Specific Processors.. IEEE Micro, 24 (3): 8-9 (2004)On Interaction between Interconnection Network Design and Latency Hiding Techniques in Multiprocessors., and . J. Supercomput., 16 (3): 197-216 (2000)Compiler-Directed Cache Management in Multiprocessors., and . Computer, 23 (6): 39-47 (1990)Multiple sleep modes leakage control in peripheral circuits of a all major SRAM-based processor units., , , , , and . Conf. Computing Frontiers, page 297-308. ACM, (2010)Using a Way Cache to Improve Performance of Set-Associative Caches., , and . ISHPC, volume 4759 of Lecture Notes in Computer Science, page 93-104. Springer, (2005)A Data Cache with Dynamic Mapping., , and . LCPC, volume 2958 of Lecture Notes in Computer Science, page 436-450. Springer, (2003)A predictive decode filter cache for reducing power consumption in embedded processors., , , and . ACM Trans. Design Autom. Electr. Syst., 12 (2): 14 (2007)Performance of a shared memory system for vector multiprocessors., and . ICS, page 315-325. ACM, (1988)Dynamic-vector execution on a general purpose EDGE chip multiprocessor., , , , , , , , and . ICSAMOS, page 18-25. IEEE, (2014)