( en | de | ru )

 

Disambiguation of "Fesquet, Laurent"

Author of the publication

copydeleteadd this publication to your clipboard
Levels, peaks, slopes... which sampling for which purpose?

, and . EBCCSP, page 1-6. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Laurent Bartholdi

Laurent Ntahuga

Thomas Laurent

Thomas Laurent

Sarah Laurent

 

Other publications of authors with the same name

From High-Level Synthesis to Bundled-Data Circuits., , , and . SAMOS, volume 12471 of Lecture Notes in Computer Science, page 200-212. Springer, (2020)Implementing Snoop-Coherence Protocol for Future SMP Architectures., , and . Euro-Par, volume 1685 of Lecture Notes in Computer Science, page 745-752. Springer, (1999)Self-timed Ring based True Random Number Generator: Threat model and countermeasures., , , and . IVSW, page 31-38. IEEE, (2017)Strategy for higher education in electronic circuits and systems in the perspective of the up-coming digital society., , and . LASCAS, page 1-4. IEEE, (2018)Time-to-Digital Converters: A Literature Review and New Perspectives., , and . EBCCSP, page 1-8. IEEE, (2019)A Digital Event-Based Strategy for ASK demodulation., , and . VLSI-SoC, page 244-245. IEEE, (2019)IIR digital filtering of non-uniformly sampled signals via state representation., and . Signal Process., 90 (10): 2811-2821 (2010)An Energy Efficient Multi-Rail Architecture for Stochastic Computing: A Bayesian Sensor Fusion Case Study., , , and . ICECS, page 1-5. IEEE, (2021)Arbiterless Event-Based Imager Architecture with temporal and spatial redundancies suppression., , , and . EBCCSP, page 1-6. IEEE, (2020)A High-Level Design Flow for Locally Body Biased Asynchronous Circuits., , and . VLSI-SoC, page 1-6. IEEE, (2021)