( en | de | ru )

 

Disambiguation of "Clark, Lawrence T."

Author of the publication

copydeleteadd this publication to your clipboard
Out-of-order issue logic using sorting networks.

, , , and . ACM Great Lakes Symposium on VLSI, page 385-388. ACM, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Susanne Clark

Clark Gorsler

Clark Nauschütz

Tim Clark

Lawrence Oshinowo

 

Other publications of authors with the same name

ASAP7 predictive design kit development and cell design technology co-optimization: Invited paper., , and . ICCAD, page 992-998. IEEE, (2017)A Low Standby Power Flip-flop with Reduced Circuit and Control Complexity., , and . CICC, page 571-574. IEEE, (2007)Low-Power Dynamic Memory Word Line Decoding for Static Random Access Memories., , , and . IEEE J. Solid State Circuits, 43 (11): 2524-2532 (2008)Low-Power Race-Free Programmable Logic Arrays., and . IEEE J. Solid State Circuits, 44 (3): 935-946 (2009)Reliable techniques for integrated circuit identification and true random number generation using 1.5-transistor flash memory., , and . Integr., (2019)Low-power high-performance nand match line content addressable memories., and . IEEE Trans. Very Large Scale Integr. Syst., 14 (8): 895-905 (2006)SRAM-Based Unique Chip Identifier Techniques., and . IEEE Trans. Very Large Scale Integr. Syst., 24 (4): 1213-1222 (2016)A Specialized Static Content Addressable Memory for Longest Prefix Matching in Internet Protocol Routing., and . J. Low Power Electron., 7 (3): 350-363 (2011)Simple and accurate single event charge collection macro modeling for circuit simulation., and . ISCAS, page 1858-1861. IEEE, (2015)Mapping statistical process variations toward circuit performance variability: an analytical modeling approach., and . DAC, page 658-663. ACM, (2005)