( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Effective Filtering of Requantization Error in Dual Quantized CTDSM using FIR DAC.

, , и . ISCAS, стр. 1-5. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Gora Jain

Himalaya Jain

Prabhat Jain

Rajiv Jain

Tushar Jain

 

Другие публикации лиц с тем же именем

Improved characterization of high speed continuous-time ΔΣ modulators using a duobinary test interface., и . ISCAS, стр. 1252-1255. IEEE, (2013)Deriving concentrators from binary sorters using half cleaners., , и . ReConFig, стр. 1-6. IEEE, (2017)A 0.4-V Gm-C Proportional-Integrator-Based Continuous-Time ΔΣ Modulator With 50-kHz BW and 74.4-dB SNDR., , , , , и . IEEE J. Solid State Circuits, 53 (11): 3256-3267 (2018)Analysis and Design of a High Speed Continuous-time ΔΣ Modulator Using the Assisted Opamp Technique., , и . IEEE J. Solid State Circuits, 47 (7): 1615-1625 (2012)System Level Modeling and Optimization of Hybrid Vibration Energy Harvesters., , и . ISCAS, стр. 1-5. IEEE, (2020)An Integrated Readout for Current Sensing based on a Σ∆ Modulator with Switched Capacitor Feedback., , , и . ESSCIRC, стр. 321-324. IEEE, (2019)Effective Filtering of Requantization Error in Dual Quantized CTDSM using FIR DAC., , и . ISCAS, стр. 1-5. IEEE, (2019)Interferer Induced Jitter Reduction in Bandpass CT ΣΔ Modulators for Receiver Applications., , , , и . ISCAS, стр. 1-4. IEEE, (2018)Input Referred Comparator Noise in SAR ADCs., , , и . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (5): 718-722 (2019)Continuous-Time Delta-Sigma Modulators With Time-Interleaved FIR Feedback., и . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (2): 434-443 (2018)