Author of the publication

Minimum register requirements for a modulo schedule.

, , and . MICRO, page 75-84. ACM / IEEE Computer Society, (1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Active Management of Data Caches by Exploiting Reuse Information., , , , and . IEEE Trans. Computers, 48 (11): 1244-1259 (1999)Organization of Semiconductor Memories for Parallel-Pipelined Processors., and . IEEE Trans. Computers, 26 (2): 162-169 (1977)An Algorithm for NAND Decomposition Under Network Constraints.. IEEE Trans. Computers, 18 (12): 1098-1109 (1969)A Prefetch Taxonomy., , and . IEEE Trans. Computers, 53 (2): 126-140 (2004)An evaluation of Cray X-MP performance on vectorizable Livermore FORTRAN kernels., and . ICS, page 510-518. ACM, (1988)Author retrospective for optimum modulo schedules for minimum register requirements., , and . ICS 25th Anniversary, page 35-36. ACM, (2014)A multiminiprocessor system implemented through pipelining., and . Computer, 7 (2): 42-51 (1974)Maximum rate single-phase clocking of a closed pipeline including wave pipelining, stoppability, and startability., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 14 (12): 1526-1545 (1995)Approaching a machine-application bound in delivered performance on scientific code., , , and . Proc. IEEE, 81 (8): 1166-1178 (1993)Call graph prefetching for database applications., , and . ACM Trans. Comput. Syst., 21 (4): 412-444 (2003)