( en | de | ru )

 

Disambiguation of "Sim, Jae-Yoon"

Author of the publication

copydeleteadd this publication to your clipboard
A 1 GHz ADPLL With a 1.25 ps Minimum-Resolution Sub-Exponent TDC in 0.18 μ m CMOS.

, , , and . IEEE J. Solid State Circuits, 45 (12): 2874-2881 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jae-Han Sim

Jae-Yoon Kim

Sim Hägele

Unyong Sim

Gavin Sim

 

Other publications of authors with the same name

An Analysis and Design Methodology of Resistor-Based Phase Error Averaging for Multiphase Generation., , , and . IEICE Trans. Electron., 93-C (12): 1662-1669 (2010)A 490-pW SAR Temperature Sensor With a Leakage-Based Bandgap-Vth Reference., , and . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (9): 1549-1553 (2020)A CMOS transceiver for DRAM bus system with a demultiplexed equalization scheme., , , , , and . IEEE J. Solid State Circuits, 37 (2): 245-250 (2002)A Transmitter to Compensate for Crosstalk-Induced Jitter by Subtracting a Rectangular Crosstalk Waveform From Data Signal During the Data Transition Time in Coupled Microstrip Lines., , , , and . IEEE J. Solid State Circuits, 47 (9): 2068-2079 (2012)Multipurpose Deep-Learning Accelerator for Arbitrary Quantization With Reduction of Storage, Logic, and Latency Waste., , , and . IEEE J. Solid State Circuits, 59 (1): 143-156 (January 2024)Analysis and prevention of DRAM latch-up during power-on., , , , , , , , and . IEEE J. Solid State Circuits, 32 (1): 79-85 (1997)A 1.8-V 128-Mb mobile DRAM with double boosting pump, hybrid current sense amplifier, and dual-referenced adjustment scheme for temperature sensor., , , , , , , , and . IEEE J. Solid State Circuits, 38 (4): 631-640 (2003)45pW ESD clamp circuit for ultra-low power applications., , , , , and . CICC, page 1-4. IEEE, (2013)A Digitally Controlled Op-Amp with Level-Crossing-Based Approximation and its Application to a 10-bit Pipeline ADC., , , and . Journal of Circuits, Systems, and Computers, 25 (12): 1650155:1-1650155:16 (2016)5.5 A quadrature relaxation oscillator with a process-induced frequency-error compensation loop., , , , and . ISSCC, page 94-95. IEEE, (2017)