( en | de | ru )

 

Disambiguation of "Fujieda, Naoki"

Author of the publication

copydeleteadd this publication to your clipboard
A Virtual Cache for Overlapped Memory Accesses of Path ORAM.

, , , and . Int. J. Netw. Comput., 7 (2): 106-123 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Naoki Yoshida

Naoki Ueda

Naoki Fukuzawa

Naoki Tamura

Naoki Saito

 

Other publications of authors with the same name

A Novel Remote FPGA Lab Platform Using MCU-based Controller Board., and . TALE, page 1-6. IEEE, (2023)SimCell: A Processor Simulator for Multi-Core Architecture Research., , , and . Inf. Media Technol., 4 (2): 270-281 (2009)Evaluation of the hardwired sequence control system generated by high-level synthesis., , , and . ISIE, page 1261-1267. IEEE, (2017)A light-weight implementation of latch-based true random number generator., , and . IWCMC, page 901-906. IEEE, (2019)A Virtual Cache for Overlapped Memory Accesses of Path ORAM., , , and . Int. J. Netw. Comput., 7 (2): 106-123 (2017)An MMCM-based high-speed true random number generator for Xilinx FPGA., and . Int. J. Netw. Comput., 11 (2): 154-171 (2021)A latch-latch composition of metastability-based true random number generator for Xilinx FPGAs., and . IEICE Electron. Express, 15 (10): 20180386 (2018)Design and implementation of instruction indirection for embedded software obfuscation., , and . Microprocess. Microsystems, (2016)ScalableCore System: A Scalable Many-Core Simulator by Employing over 100 FPGAs., , , , and . ARC, volume 7199 of Lecture Notes in Computer Science, page 138-150. Springer, (2012)On the Feasibility of TERO-Based True Random Number Generator on Xilinx FPGAs.. FPL, page 103-108. IEEE, (2020)