( en | de | ru )

 

Disambiguation of "Rajamanickam, Sivasankaran"

Author of the publication

copydeleteadd this publication to your clipboard
Geometric Mapping of Tasks to Processors on Parallel Computers with Mesh or Torus Networks.

, , , , , and . IEEE Trans. Parallel Distributed Syst., 30 (9): 2018-2032 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jeyaganesh Rajamanickam

 

Other publications of authors with the same name

Sparse Matrix-Matrix Multiplication on Multilevel Memory Architectures : Algorithms and Experiments., , , and . CoRR, (2018)A distributed-memory hierarchical solver for general sparse linear systems., , , , and . Parallel Comput., (2018)Geometric Mapping of Tasks to Processors on Parallel Computers with Mesh or Torus Networks., , , , , and . IEEE Trans. Parallel Distributed Syst., 30 (9): 2018-2032 (2019)A Hybrid Approach for Parallel Transistor-Level Full-Chip Circuit Simulation., and . VECPAR, volume 8969 of Lecture Notes in Computer Science, page 102-111. Springer, (2014)Scalable Inference for Sparse Deep Neural Networks using Kokkos Kernels., and . HPEC, page 1-7. IEEE, (2019)A Taxonomy for Classification and Comparison of Dataflows for GNN Accelerators., , , , , , , , , and 1 other author(s). CoRR, (2021)Enabling Flexibility for Sparse Tensor Acceleration via Heterogeneity., , , , , , , and . CoRR, (2022)A Survey of Numerical Methods Utilizing Mixed Precision Arithmetic., , , , , , , , , and 15 other author(s). CoRR, (2020)Performance-Portable Sparse Matrix-Matrix Multiplication for Many-Core Architectures., , and . IPDPS Workshops, page 693-702. IEEE Computer Society, (2017)Partitioning Trillion-Edge Graphs., , , and . Massive Graph Analytics, Chapman and Hall/CRC, (2022)