Author of the publication

12-Gb/s low-power voltage-mode driver for multi-standard serial-link applications.

, , , and . ICECS, page 101-104. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Optimally matched current mirror layout pattern generation using genetic optimization., , and . ICM, page 145-148. IEEE, (2016)Optimization of the output power of a frequency-up conversion piezoelectric energy harvester., , , and . MWSCAS, page 1-4. IEEE, (2016)SystemVerilog assertion debugging: A visualization and pattern matching model., , , and . PACRIM, page 385-390. IEEE, (2015)Gm-Free Assisted Opamp Technique for Continuous Time Delta-Sigma Modulators., , , , and . ISCAS, page 1-4. IEEE, (2019)A 1V low-power low-noise biopotential amplifier based on flipped voltage follower., , and . ICECS, page 539-542. IEEE, (2015)Electrostatic Discharge Physical Verification of 2.5D/3D Integrated Circuits., , and . ISQED, page 383-388. IEEE, (2020)IPXACT-Based RTL Generation Tool., , , , , , and . NILES, page 71-74. IEEE, (2020)A Dynamic Power Reduction Methodology based on Reducing Output Transition Rate., , , and . PACRIM, page 1-6. IEEE, (2019)Layout-Oriented Synthesis of High Performance Analog Circuits., , and . DATE, page 53-57. IEEE Computer Society / ACM, (2000)Layout stress and proximity aware analog design methodology., , , , , , and . ICECS, page 633-636. IEEE, (2012)