( en | de | ru )

 

Disambiguation of "Sousa, Éricles"

Author of the publication

copydeleteadd this publication to your clipboard
Self-adaptive harris corner detector on heterogeneous many-core processor.

, , , , , , , and . DASIP, page 1-8. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Gideon Sousa

Carlos Sousa

Ágabo Borges de Sousa

Maria Constança Dias Urbano Sousa

Valderês Aparecida Sousa

 

Other publications of authors with the same name

A reconfigurable memory architecture for system integration of coarse-grained reconfigurable arrays., , , and . ReConFig, page 1-8. IEEE, (2017)Resource-aware Computer Vision Algorithms on Heterogeneous MPSoC Architectures.. Joint Workshop of the German Research Training Groups in Computer Science, page 186. Pro Business GmbH, (2014)Dark silicon management: an integrated and coordinated cross-layer approach., , , , , , , , , and 6 other author(s). it Inf. Technol., 58 (6): 297-307 (2016)TCPA editor: A design automation environment for a class of coarse-grained reconfigurable arrays., , , , and . ReConFig, page 1-3. IEEE, (2017)Invasive Computing for Predictability of Multiple Non-functional Properties: A Cyber-Physical System Case Study., , , , , and . ASAP, page 1-9. IEEE Computer Society, (2018)*-Predictable MPSoC execution of real-time control applications using invasive computing., , , , , and . Concurr. Comput. Pract. Exp., (2021)Power Density-Aware Resource Management for Heterogeneous Tiled Multicores., , , , , , , , and . IEEE Trans. Computers, 66 (3): 488-501 (2017)Resource-awareness on heterogeneous MPSoCs for image processing., , , , , , , , , and 6 other author(s). J. Syst. Archit., 61 (10): 668-680 (2015)Runtime Reconfigurable Bus Arbitration for Concurrent Applications on Heterogeneous MPSoC Architectures., , , and . DSD, page 74-81. IEEE Computer Society, (2014)Memory and interface architectures for invasive tightly coupled processor arrays = Speicher- und Schnittstellenarchitekturen für invasive eng gekoppelte Prozessorfelder.. University of Erlangen-Nuremberg, Germany, (2018)