Author of the publication

Using Combinational Verification for Sequential Circuits.

, , , and . DATE, page 138-144. IEEE Computer Society / ACM, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Environment for Formal Verification Based on Symbolic Computations., and . Formal Methods Syst. Des., 6 (2): 191-216 (1995)Explicit and implicit algorithms for binate covering problems., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 16 (7): 677-691 (1997)PLA-based regular structures and their synthesis., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (6): 723-729 (2003)Theory of safe replacements for sequential circuits., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (2): 249-265 (2001)Integration of retiming with architectural floorplanning., , , and . Integr., 29 (1): 25-43 (2000)ESPRESSO-SIGNATURE: a new exact minimizer for logic functions., , , and . IEEE Trans. Very Large Scale Integr. Syst., 1 (4): 432-440 (1993)Exact Required Time Analysis via False Path Detection., and . DAC, page 220-225. ACM Press, (1997)Logic Synthesis for Programmable Gate Arrays., , , , and . DAC, page 620-625. IEEE Computer Society Press, (1990)Solving the State Assignment Problem for Signal Transition Graphs., , , and . DAC, page 568-572. IEEE Computer Society Press, (1992)Equivalence of Robust Delay-Fault and Single Stuck-Fault Test Generation., , and . DAC, page 173-176. IEEE Computer Society Press, (1992)