( en | de | ru )

 

Disambiguation of "Reddy, Sudhakar M."

Author of the publication

copydeleteadd this publication to your clipboard
Test vector chains for increased targeted and untargeted fault coverage.

, and . ASP-DAC, page 663-666. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sudhakar Peddireddi

Padhmanand Sudhakar

Edamakanti Chandrakanth Reddy

Malgi Prasad Reddy

Martin Reddy

 

Other publications of authors with the same name

Built-In Test Sequence Generation for Synchronous Sequential Circuits Based on Loading and Expansion of Input Sequences Using Single and Multiple Fault Detection Times., and . IEEE Trans. Computers, 51 (4): 409-419 (2002)Testable Realizations for FET Stuck-Open Faults CMOS Combinational Logic Circuits., and . IEEE Trans. Computers, 35 (8): 742-754 (1986)Easily Testable Cellular Realizations for the (Exactly P)-out-of n and (p or More)-out-of n Logic Functions., and . IEEE Trans. Computers, 23 (1): 98-100 (1974)A Multicode Single Transition-Time State Assignment for Asynchronous Sequential Machines., and . IEEE Trans. Computers, 27 (10): 927-934 (1978)On Maximizing the Fault Coverage for a Given Test Length Limit in a Synchronous Sequential Circuit., and . IEEE Trans. Computers, 53 (9): 1121-1133 (2004)On Improving Fault Diagnosis for Synchronous Sequential Circuits., and . DAC, page 504-509. ACM Press, (1994)INCREDYBLE-TG: INCREmental DYnamic test generation based on LEarning., and . DAC, page 80-85. ACM Press, (1993)On the Design of Random Pattern Testable PLAs., and . ITC, page 688-695. IEEE Computer Society, (1986)Design of Easily Testable Microprocessors : A Case Study., and . ITC, page 480-483. IEEE Computer Society, (1982)Minimal area test points for deterministic patterns., , , , , and . ITC, page 1-7. IEEE, (2016)