( en | de | ru )

 

Disambiguation of "Auvergne, Daniel"

Author of the publication

copydeleteadd this publication to your clipboard
FSPICE: a tool for fault modelling in MOS circuits.

, , and . Integr., 3 (3): 245-255 (1985)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Daniel

Daniel

Daniel Stanze

Systematische Analyse von Rezeptoren und Effektormechanismen der pulmonalen angeborenen Immunität. Uni Marburg, (2009)

Daniel Wied

Zivilprozessuale Qualifikationsprobleme im Spannungsfeld von Vertrag und Delikt: ein Beitrag zur Auslegung nationalen Zivilprozessrechts in europäischer Perspektive. Uni Regensburg, (2009)

Daniel Dirkmann

In-vitro-Untersuchungen zum Effekt von Hypothermie und Azidose auf Variablen thrombelastometrischer Messungen der Blutgerinnung. Uni Duisburg-Essen, (2009)
 

Other publications of authors with the same name

P.SIZE: a sizing aid for optimized designs., , and . EURO-DAC, page 160-165. IEEE Computer Society Press, (1992)Second Generation Delay Model for Submicron CMOS Process., , and . PATMOS, volume 1918 of Lecture Notes in Computer Science, page 159-167. Springer, (2000)Internal Power Dissipation Modeling and Minimization for Submicronic CMOS Design., , and . PATMOS, volume 1918 of Lecture Notes in Computer Science, page 129-138. Springer, (2000)Delay bound based CMOS gate sizing technique., , , , and . ISCAS (5), page 189-192. IEEE, (2004)A novel macromodel for power estimation in CMOS structures., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 17 (11): 1090-1098 (1998)Delay modelling improvement for low voltage applications., , and . EURO-DAC, page 216-221. IEEE Computer Society, (1995)Design Techniques for EEPROMs Embedded in Portable Systems on Chips., , , , , , and . IEEE Des. Test Comput., 20 (1): 68-75 (2003)Transition time modeling in deep submicron CMOS., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 21 (11): 1352-1363 (2002)Delay bound determination for timing closure satisfaction., , and . ISCAS (5), page 375-378. IEEE, (2001)Temperature Dependence in Low Power CMOS UDSM Process., , , , and . PATMOS, volume 3254 of Lecture Notes in Computer Science, page 110-118. Springer, (2004)