( en | de | ru )

 

Disambiguation of "Dalt, Nicola Da"

Author of the publication

copydeleteadd this publication to your clipboard
Design and implementation of switched coil LC-VCOs in the GHz range using the self-inductance technique.

, , , , , , and . I. J. Circuit Theory and Applications, 43 (6): 709-721 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Nicola Da Dalt

Matthew Lynn Dalton

Georg Daltrop

Klaus Daltrop

Ewald Daltrozzo

 

Other publications of authors with the same name

digPLL-Lite: A Low-Complexity, Low-Jitter Fractional-N Digital PLL Architecture., , , , and . IEEE J. Solid State Circuits, 48 (12): 3134-3145 (2013)Effect of jitter on asynchronous sampling with finite number of samples.. IEEE Trans. Circuits Syst. II Express Briefs, 51-II (12): 660-664 (2004)Low power digitally controlled delay insertion unit and 1% accuracy 100MHz oscillator for precise dead-time insertion in DC-DC converters., , , and . ESSCIRC, page 392-395. IEEE, (2015)A subpicosecond jitter PLL for clock generation in 0.12-μm digital CMOS., and . IEEE J. Solid State Circuits, 38 (7): 1275-1278 (2003)ES3: High-speed communications on 4 wheels: What's in your next car?, and . ISSCC, page 515. IEEE, (2013)A 10b 10GHz digitlly controlled LC oscillator in 65nm CMOS., , , , and . ISSCC, page 669-678. IEEE, (2006)A 2.4psrms-jitter digital PLL with Multi-Output Bang-Bang Phase Detector and phase-interpolator-based fractional-N divider., , , , and . ISSCC, page 356-357. IEEE, (2013)A fully integrated 2.4-GHz LC-VCO frequency synthesizer with 3-ps jitter in 0.18-μm standard digital CMOS copper technology., , , , , and . IEEE J. Solid State Circuits, 37 (7): 959-962 (2002)A 0.06 mm 2 11 mW Local Oscillator for the GSM Standard in 65 nm CMOS., , , , , and . IEEE J. Solid State Circuits, 45 (7): 1295-1304 (2010)Comprehensive Behavioral Modeling of Conventional and Dual-Tuning PLLs., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 55-I (6): 1628-1638 (2008)