Author of the publication

Exploring tunnel-FET for ultra low power analog applications: a case study on operational transconductance amplifier.

, , and . DAC, page 109:1-109:6. ACM, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Exploration of Si/Ge Tunnel FET Bit Cells for Ultra-low Power Embedded Memory., , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 6 (2): 185-197 (2016)A solitary protection measure against scan chain, fault injection, and power analysis attacks on AES., , and . MWSCAS, page 575-578. IEEE, (2017)Containing Analog Data Deluge at Edge through Frequency-Domain Compression in Collaborative Compute-in-Memory Networks., and . CoRR, (2023)ENOS: Energy-Aware Network Operator Search for Hybrid Digital and Compute-in-Memory DNN Accelerators., , , , , , and . CoRR, (2021)Conformalized Multimodal Uncertainty Regression and Reasoning., , , , and . CoRR, (2023)Towards Model-Size Agnostic, Compute-Free, Memorization-based Inference of Deep Learning., , , , and . CoRR, (2023)STARNet: Sensor Trustworthiness and Anomaly Recognition via Approximated Likelihood Regret for Robust Edge Autonomy., , , , , and . CoRR, (2023)Energy-Efficient Acceleration of Deep Neural Networks on Realtime-Constrained Embedded Edge Devices., , , and . IEEE Access, (2020)Ultralow-Power Localization of Insect-Scale Drones: Interplay of Probabilistic Filtering and Compute-in-Memory., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 30 (1): 68-80 (2022)Optimization of FinFET-based circuits using a dual gate pitch technique., , , and . ICCAD, page 758-763. IEEE, (2015)