( en | de | ru )

 

Disambiguation of "Ouni, Bouraoui"

Author of the publication

copydeleteadd this publication to your clipboard
Hardware Optimization on FPGA for the Modular Multiplication in the AMNS Representation.

, , , , , and . CRiSIS, volume 12026 of Lecture Notes in Computer Science, page 113-127. Springer, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Anis Ouni

Bassem Ouni

Rachid Bouraoui

Basma Bouraoui

Iadh Ounis

 

Other publications of authors with the same name

Hardware Optimization on FPGA for the Modular Multiplication in the AMNS Representation., , , , , and . CRiSIS, volume 12026 of Lecture Notes in Computer Science, page 113-127. Springer, (2019)Hardware software partitioning of control data flow graph on system on programmable chip., and . Microprocess. Microsystems, 39 (4-5): 259-270 (2015)Efficient design of BinDCT in quantum-dot cellular automata (QCA) technology., , , and . IET Image Processing, 12 (6): 1020-1030 (2018)Combining temporal partitioning and temporal placement techniques for communication cost improvement., , and . Adv. Eng. Softw., 42 (7): 444-451 (2011)Parallel video processing on FPGA architecture., , , , , and . Int. J. High Perform. Syst. Archit., 8 (3): 169-178 (2018)LAHAR-CNN: human activity recognition from one image using convolutional neural network learning approach., , , , and . Int. J. Biom., 13 (4): 385-408 (2021)Detecting driver drowsiness based on single electroencephalography channel., , , and . SSD, page 16-21. IEEE, (2016)Toward the Implementation of an ASIC-Like System on FPGA for Real-Time Video Processing with Power Reduction., , and . Int. J. Reconfigurable Comput., (2018)Design of efficient quantum Dot cellular automata (QCA) multiply accumulate (MAC) unit with power dissipation analysis., , and . IET Circuits Devices Syst., 13 (4): 534-543 (2019)Integrated temporal partitioning and partial reconfiguration techniques for design latency improvement., , and . Evol. Syst., 5 (2): 133-141 (2014)