( en | de | ru )

 

Disambiguation of "Torres, Lionel"

Author of the publication

copydeleteadd this publication to your clipboard
D-Scale: A Scalable System-Level Dependable Method for MPSoCs.

, , , and . Asian Test Symposium, page 198-205. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Lionel Magloire

Lionel Hernández

Lionel Untereiner

Lionel Gouyet

Lionel Winkelmann

 

Other publications of authors with the same name

Efficient Combination of Data Encryption and Integrity Checking for Embedded Systems., , , , , and . ReCoSoC, page 69-75. Univ. Montpellier II, (2006)Integration of Reconfigurable Logic on Secure Circuits., , , and . ReCoSoC, page 163-168. Univ. Montpellier II, (2005)A Parallel and Secure Architecture for Asymmetric Cryptography., , , , , and . ReCoSoC, page 220-224. Univ. Montpellier II, (2006)Flexible security and its technology limits., , and . ReCoSoC, page 243-248. Univ. Montpellier II, (2006)Current Mask Generation: an Analog Circuit to Thwart DPA Attacks., , , , , , and . VLSI-SoC, volume 240 of IFIP, page 317-330. Springer, (2005)Magnetic memory (MRAM), a new area for 2D and 3D SoC/SiP design., and . ACM Great Lakes Symposium on VLSI, page 429-430. ACM, (2011)Run-Time Resources Management on Coarse Grained, Packet-Switching Reconfigurable Architecture: A Case Study Through the APACHES' Platform., , , , , and . ARC, volume 3985 of Lecture Notes in Computer Science, page 134-145. Springer, (2006)PI and PID Regulation Approaches for Performance-Constrained Adaptive Multiprocessor System-on-Chip., , , , , , , and . IEEE Embed. Syst. Lett., 3 (3): 77-80 (2011)Practical Experiments to Evaluate Quality Metrics of MRAM-Based Physical Unclonable Functions., , , , , and . IEEE Access, (2020)PoETE: A Method to Design Temperature-Aware Integrated Systems., , , , and . J. Low Power Electron., 14 (1): 1-7 (2018)