( en | de | ru )

 

Disambiguation of "Jou, Shyh-Jye"

Author of the publication

copydeleteadd this publication to your clipboard
A 802.15.3c/802.11ad compliant 24 Gb/s FFT processor for 60 GHz communication systems.

, , , , , and . SoCC, page 44-48. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Nabil Al-Jou Jou

Shyh-Yuong Lee

Ren-Jye Shiue

Shyi-Ming Jou

Yuan-jeh Jou

 

Other publications of authors with the same name

Full-digital high throughput design of adaptive decision feedback equalizers using coefficient-lookahead., , , and . ASICON, page 1-4. IEEE, (2015)Low-Power Embedded DSP Core for Communication Systems., , , , and . EURASIP J. Adv. Signal Process., 2003 (13): 1355-1370 (2003)Low Complexity Formant Estimation Adaptive Feedback Cancellation for Hearing Aids Using Pitch Based Processing., , , , , and . IEEE ACM Trans. Audio Speech Lang. Process., 22 (8): 1248-1259 (2014)A Near-Threshold Cell-Based All-Digital PLL with Hierarchical Band-Selection G-DCO for Fast Lock-In and Low-Power Applications., , and . IEICE Trans. Electron., 98-C (8): 882-891 (2015)A Varactor-Based All-Digital Multi-Phase PLL with Random-Sampling Spur Suppression Techniques., , , , , and . IEICE Trans. Electron., 99-C (4): 481-490 (2016)A Digital Golay-MPIC Time Domain Equalizer for SC/OFDM Dual-Modes at 60 GHz Band., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (10): 2730-2739 (2013)A 10-Gb/s, 1.24 pJ/bit, Burst-Mode Clock and Data Recovery With Jitter Suppression., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (3): 743-751 (2015)40 nm Bit-Interleaving 12T Subthreshold SRAM With Data-Aware Write-Assist., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (9): 2578-2585 (2014)A Robust Channel Estimator for High-Mobility STBC-OFDM Systems., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 57-I (4): 925-936 (2010)Single-Ended Subthreshold SRAM With Asymmetrical Write/Read-Assist., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 57-I (12): 3039-3047 (2010)