( en | de | ru )

 

Disambiguation of "Jou, Shyh-Jye"

Author of the publication

copydeleteadd this publication to your clipboard
A pseudo MMSE linear equalizer for 60GHz single carrier baseband receiver.

, , , , , and . ASICON, page 643-646. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Nabil Al-Jou Jou

Shyh-Yuong Lee

Ren-Jye Shiue

Shyi-Ming Jou

Yuan-jeh Jou

 

Other publications of authors with the same name

Single-Ended Subthreshold SRAM With Asymmetrical Write/Read-Assist., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 57-I (12): 3039-3047 (2010)A 10-Gb/s, 1.24 pJ/bit, Burst-Mode Clock and Data Recovery With Jitter Suppression., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (3): 743-751 (2015)40 nm Bit-Interleaving 12T Subthreshold SRAM With Data-Aware Write-Assist., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (9): 2578-2585 (2014)A Robust Channel Estimator for High-Mobility STBC-OFDM Systems., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 57-I (4): 925-936 (2010)A Digital Golay-MPIC Time Domain Equalizer for SC/OFDM Dual-Modes at 60 GHz Band., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (10): 2730-2739 (2013)Analysis and implementation of low-power perceptual multiband noise reduction for the hearing aids application., , , , and . IET Circuits Devices Syst., 8 (6): 516-525 (2014)Design of Downlink Synchronization for Millimeter Wave Cellular System Based on Multipath Division Multiple Access., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 67-I (9): 3211-3223 (2020)Low switching noise and load-adaptive output buffer design techniques., , , and . IEEE J. Solid State Circuits, 36 (8): 1239-1249 (2001)Power and area reduction in multi-stage addition using operand segmentation., , , and . VLSI-DAT, page 1-4. IEEE, (2013)A 12.5 Gbps CMOS input sampler for serial link receiver front end., , and . ISCAS (2), page 1055-1058. IEEE, (2005)