( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A hierarchical vision processing architecture oriented to 3D integration of smart camera chips.

, , , , , , , , , , , , , и . J. Syst. Archit., 59 (10-A): 908-919 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Katerina Marie Anna Matas

Vicente Degrazia Matas

Lorenzo Matassini

Naim Matasci

Irmgard Matasic

 

Другие публикации лиц с тем же именем

A hierarchical vision processing architecture oriented to 3D integration of smart camera chips., , , , , , , , , и 4 other автор(ы). J. Syst. Archit., 59 (10-A): 908-919 (2013)Second-order neural core for bioinspired focal-plane dynamic image processing in CMOS., , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 51-I (5): 913-925 (2004)A Focal-Plane Image Processor for Low Power Adaptive Capture and Analysis of the Visual Stimulus., , , и . ISCAS, стр. 2690-2693. IEEE, (2007)A modem in CMOS technology for data communication on the low-voltage power line., , , , , , , и . Integr., 36 (4): 229-236 (2003)On the development of a MODEM for data transmission and control of electrical household appliances using the low-voltage power-line., , , , и . ISCAS (2), стр. 29-32. IEEE, (2003)A CNN-driven locally adaptive CMOS image sensor., , , , и . ISCAS (5), стр. 457-460. IEEE, (2004)In-pixel ADC for a vision architecture on CMOS-3D technology., , , , , и . 3DIC, стр. 1-7. IEEE, (2010)