( en | de | ru )

 

Disambiguation of "Rebeiro, Chester"

Author of the publication

copydeleteadd this publication to your clipboard
LEASH: Enhancing Micro-architectural Attack Detection with a Reactive Process Scheduler.

, and . CoRR, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alexander Chester

Andrew Chester

Chester Avilés

William Chester Tepper

 

Other publications of authors with the same name

PERI: A Posit Enabled RISC-V Core., , , and . CoRR, (2019)XFC: A Framework for eXploitable Fault Characterization in Block Ciphers., , and . DAC, page 8:1-8:6. ACM, (2017)Shakti-T: A RISC-V Processor with Light Weight Security Extensions., , , , and . HASP@ISCA, page 2:1-2:8. ACM, (2017)ApproxBC: Blockchain Design Alternatives for Approximation-Tolerant Resource-Constrained Applications., , , , and . IEEE Communications Standards Magazine, 2 (3): 45-51 (2018)High Speed Compact Elliptic Curve Cryptoprocessor for FPGA Platforms., and . INDOCRYPT, volume 5365 of Lecture Notes in Computer Science, page 376-388. Springer, (2008)Generalized high speed Itoh-Tsujii multiplicative inversion architecture for FPGAs., , and . Integr., 45 (3): 307-315 (2012)Brutus: Refuting the Security Claims of the Cache Timing Randomization Countermeasure Proposed in CEASER., , , , and . IEEE Comput. Archit. Lett., 19 (1): 9-12 (2020)Boosting Profiled Cache Timing Attacks With A Priori Analysis., and . IEEE Trans. Inf. Forensics Secur., 7 (6): 1900-1905 (2012)D-TIME: Distributed Threadless Independent Malware Execution for Runtime Obfuscation., , and . WOOT @ USENIX Security Symposium, USENIX Association, (2019)Theoretical modeling of the Itoh-Tsujii Inversion algorithm for enhanced performance on k-LUT based FPGAs., , and . DATE, page 1231-1236. IEEE, (2011)