( en | de | ru )

 

Disambiguation of "Sangiovanni-Vincentelli, Alberto L."

Author of the publication

copydeleteadd this publication to your clipboard
A Methodology for System-Level Analog Design Space Exploration.

, and . DATE, page 676-677. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Valerio Sangiovanni

Alberto Moreira

Alberto Coda

Alberto Fierro

Alberto Ricco

 

Other publications of authors with the same name

UMTS MPSoC design evaluation using a system level design framework., , , , and . DATE, page 478-483. IEEE, (2009)Solution of piecewise-linear ordinary differential equations using waveform relaxation and laplace transforms., and . IEEE Trans. Syst. Man Cybern., 13 (4): 465-469 (1983)DAC Turns 40!. IEEE Des. Test Comput., 20 (3): 90-96 (2003)Optimal synthesis of communication procedures in real-time synchronous reactive models., , and . IEEE Trans. Ind. Informatics, 6 (4): 729-743 (2010)Performance analysis of collaborative spatio-temporal processing for wireless sensor networks., , , , and . CCNC, page 325-329. IEEE, (2006)Uniprocessor scheduling under precedence constraints for embedded systems design., , , and . ACM Trans. Embed. Comput. Syst., 7 (1): 6:1-6:30 (2007)A Detailed Router Based on Incremental Routing Modifications: Mighty., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 6 (6): 942-955 (1987)A One-Class Support Vector Machine Calibration Method for Time Series Change Point Detection., , , , and . ICPHM, page 1-5. IEEE, (2019)Detecting and Diagnosing Incipient Building Faults Using Uncertainty Information from Deep Neural Networks., , , , , and . ICPHM, page 1-8. IEEE, (2019)Multiple Constrained Folding of Programmable Logic Arrays: Theory and Applications., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2 (3): 151-167 (1983)