Author of the publication

Optimizing High-Level Synthesis for Self-Checking Arithmetic Circuits.

, , and . DFT, page 268-276. IEEE Computer Society, (1996)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A chip-set for the Generalized Hough Transform., , , and . VLSI Signal Processing, 12 (2): 115-134 (1996)Modular design methodologies for image processing architectures., , and . IEEE Trans. Very Large Scale Integr. Syst., 1 (4): 408-414 (1993)High level architectural synthesis: Precedence analysis and automatic cycle detection in data flow graphs., , and . Microprocess. Microprogramming, 40 (10-12): 693-696 (1994)Semi-Concurrent Error Detection in Data Paths., , and . DFT, page 298-306. IEEE Computer Society, (1997)Testing and diagnosis ofFFT arrays., , and . VLSI Signal Processing, 3 (3): 225-236 (1991)Dedicated Circuits for the Generation of Windows in Image Processing Architectures., and . VLSI Signal Processing, 25 (1): 55-78 (2000)Definition and evaluation of a transputer-based architecture for image compression and reconstruction., and . Microprocessing and Microprogramming, 31 (1-5): 127-131 (1991)Window-based dedicated parallel architectures for image processing., and . ICPR (4), page 199-203. IEEE, (1992)Modular Design Methodologies for Image Processing Architectures., , , and . VLSI Design, page 260-263. IEEE Computer Society, (1993)A high-level synthesis approach to optimum design of self-checking circuits., , and . EURO-DAC, page 382-387. IEEE Computer Society Press, (1996)