Author of the publication

Design and Control of PM-biased Bi-stable Latching Actuator for Low-power Micropump.

, , , , , , and . AIM, page 549-554. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design Process of Post-Assembly 3-Times Magnetizer for 10-Poles of Flux Concentrated Rotor Considering Eddy Current Effect., , , and . IEEE Access, (2023)A 1.01V 8.5Gb/s/pin 16Gb LPDDR5x SDRAM with Self-Pre-Emphasized Stacked-Tx, Supply Voltage Insensitive Rx, and Optimized Clock Using 4th-Generation 10nm DRAM Process for High-Speed and Low-Power Applications., , , , , , , , , and 10 other author(s). A-SSCC, page 1-4. IEEE, (2023)Sensitivity Function Shaping Method for Non-collocated Active Damping System in Ram-type Milling Machine., , , , , , , , and . AIM, page 415-420. IEEE, (2022)Design and Control of PM-biased Bi-stable Latching Actuator for Low-power Micropump., , , , , , and . AIM, page 549-554. IEEE, (2023)Design and Testing of Single-body 2-DOF Magnetic Levitator for Non-contact Object Transportation., , , and . AIM, page 932-937. IEEE, (2022)Design and Control of 3-DOF Reluctance-force-type Magnetic Levitator Module for Fine-positioning Short-stroke Stage., , , , , and . AIM, page 525-530. IEEE, (2023)25.2 A 16Gb Sub-1V 7.14Gb/s/pin LPDDR5 SDRAM Applying a Mosaic Architecture with a Short-Feedback 1-Tap DFE, an FSS Bus with Low-Level Swing and an Adaptively Controlled Body Biasing in a 3rd-Generation 10nm DRAM., , , , , , , , , and 24 other author(s). ISSCC, page 346-348. IEEE, (2021)