Author of the publication

A novel memristor-based restricted Boltzmann machine for contrastive divergence.

, , , , and . IEICE Electron. Express, 15 (2): 20171062 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Efficient data packet transmission algorithm for IPV6 mobile vehicle network based on fast switching model with time difference., , , , , , and . Future Gener. Comput. Syst., (2019)Test Data Compression Using Selective Sparse Storage., , and . J. Electron. Test., 27 (4): 565-577 (2011)Optimistic value model of multidimensional uncertain optimal control with jump., , and . Eur. J. Control, (2018)DTTR: Detecting Text with Transformers., , , , , and . ICASSP, page 1-5. IEEE, (2023)A Pseudo-Random Transform Decomposition Method for Improving the Coding Compression Ratio of Test Data., , , and . HPCC/SmartCity/DSS, page 1611-1618. IEEE, (2019)Defect Analysis and Parallel March Test Algorithm for 3D Hybrid CMOS-Memristor Memory., , , , , and . ATS, page 25-29. IEEE, (2018)Test Response Data Volume and Wire Length Reductions for Extended Compatibilities Scan Tree Construction., , and . DELTA, page 308-313. IEEE Computer Society, (2008)Achieving low capture and shift power in linear decompressor-based test compression environment., , and . Microelectron. J., 43 (2): 134-140 (2012)An efficient small-delay faults simulator based on critical path tracing., , , and . I. J. Circuit Theory and Applications, 43 (8): 1015-1023 (2015)A signal degradation reduction method for memristor ratioed logic (MRL) gates., , , , and . IEICE Electron. Express, 12 (8): 20150062 (2015)