( en | de | ru )

 

Disambiguation of "Flynn, Michael P."

Author of the publication

copydeleteadd this publication to your clipboard
A 50μW 4-channel 83dBA-SNDR Speech Recognition Front-End with Adaptive Beamforming and Feature Extraction.

, , , , and . CICC, page 1-2. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Robynne Flynn-Diez

Choi-Yeung-Chang Flynn

Sharon Flynn

Linda Jessica Flynn

Michael P Maier

 

Other publications of authors with the same name

A 28.5-33.5GHz fractional-N PLL using a 3rd order noise shaping time-to-digital converter with 176fs resolution., , and . ESSCIRC, page 376-379. IEEE, (2015)ADC trends and impact on SAR ADC architecture and analysis., and . CICC, page 1-8. IEEE, (2015)A Simultaneous Multiband Continuous-Time ΔΣ ADC With 90-MHz Aggregate Bandwidth in 40-nm CMOS., and . ESSCIRC, page 1-4. IEEE, (2019)A wirelessly powered log-based closed-loop deep brain stimulation SoC with two-way wireless telemetry for treatment of neurological disorders., , , , , and . VLSIC, page 70-71. IEEE, (2012)Enabling closed-loop neural interface: A bi-directional interface circuit with stimulation artifact cancellation and cross-channel CM noise suppression., , , , , and . VLSIC, page 108-. IEEE, (2015)EP2: You're hired! The top 25 interview questions for circuit designers., and . ISSCC, page 516. IEEE, (2013)A Flexible 500 MHz to 3.6 GHz Wireless Receiver with Configurable DT FIR and IIR Filter Embedded in a 7b 21 MS/s SAR ADC., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 59-I (12): 2846-2857 (2012)New Associate Editor.. IEEE J. Solid State Circuits, 48 (9): 1999 (2013)A 64 Channel Programmable Closed-Loop Neurostimulator With 8 Channel Neural Amplifier and Logarithmic ADC., , , and . IEEE J. Solid State Circuits, 45 (9): 1935-1945 (2010)A 16-Element 4-Beam 1 GHz IF 100 MHz Bandwidth Interleaved Bit Stream Digital Beamformer in 40 nm CMOS., , , and . IEEE J. Solid State Circuits, 53 (5): 1302-1312 (2018)