( en | de | ru )

 

Disambiguation of "Pettenghi, Héctor"

Author of the publication

copydeleteadd this publication to your clipboard
Efficient implementation of multi-moduli architectures for Binary-to-RNS conversion.

, , and . ASP-DAC, page 819-824. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Héctor Calzado

Héctor Read

Héctor Gerbaldo

Héctor Hernández

Héctor Perassi

 

Other publications of authors with the same name

Method for Designing Efficient Mixed Radix Multipliers., , and . Circuits Syst. Signal Process., 33 (10): 3165-3193 (2014)Operation Limits for RTD-Based MOBILE Circuits., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 56-I (2): 350-363 (2009)RNS processor using moduli sets of the form 2n±1., , , , and . Int. J. Circuit Theory Appl., 51 (7): 3432-3442 (July 2023)Using multi-threshold threshold gates in RTD-based logic design: A case study., , and . Microelectron. J., 39 (2): 241-247 (2008)A novel contribution to the RTD-based threshold logic family., , and . ISCAS, page 2350-2353. IEEE, (2008)Efficient Method for Designing Modulo 2n ± k Multipliers., , and . J. Circuits Syst. Comput., (2014)Efficient implementation of modular multiplication by constants applied to RNS reverse converters., , , , and . ISCAS, page 1-4. IEEE, (2017)Non Return Mobile Logic Family., , and . ISCAS, page 125-128. IEEE, (2007)Self-latching operation limits for MOBILE circuits., , and . ISCAS, IEEE, (2006)DARNS: A randomized multi-modulo RNS architecture for double-and-add in ECC to prevent power analysis side channel attacks., , and . ASP-DAC, page 620-625. IEEE, (2013)