Author of the publication

High-performance Hardware Architecture for Tensor Singular Value Decomposition: Invited Paper.

, , , , and . ICCAD, page 1-6. ACM, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Efficient Low Delay Task Scheduling Algorithm Based on Ant Colony System in Heterogeneous Environments., , , , , and . HPCC/DSS/SmartCity, page 519-524. IEEE, (2020)Area-efficient K-Nearest Neighbor Design using Stochastic Computing., , , and . ACSSC, page 782-786. IEEE, (2018)PermCNN: Energy-Efficient Convolutional Neural Network Hardware Architecture With Permuted Diagonal Structure., , and . IEEE Trans. Computers, 70 (2): 163-173 (2021)Algorithm and Hardware Co-Design of Energy-Efficient LSTM Networks for Video Recognition With Hierarchical Tucker Tensor Decomposition., , , , and . IEEE Trans. Computers, 71 (12): 3101-3114 (2022)Re-identification Loss in Combination Spaces for Multiple Object Tracking., and . ICPR, page 3550-3556. IEEE, (2022)VLSI Hardware Architecture for Gaussian Process., , , , , and . ACSSC, page 121-124. IEEE, (2020)PERMDNN: Efficient Compressed DNN Architecture with Permuted Diagonal Matrices., , , , , and . CoRR, (2020)Automatic segmentation of the left atrium from MR images via semantic information., and . SMC, page 3312-3316. IEEE, (2016)An Extensible Consensus Algorithm Based on PBFT., , , , , , and . CyberC, page 17-23. IEEE, (2019)Reduced-complexity Deep Neural Network-aided Channel Code Decoder: A Case Study for BCH Decoder., , and . ICASSP, page 1468-1472. IEEE, (2019)