( en | de | ru )

 

Disambiguation of "Weiss, Oliver"

Author of the publication

copydeleteadd this publication to your clipboard
A Datapath Generator for Full-Custom Macros of Iterative Logic Arrays.

, , , and . ASAP, page 438-447. IEEE Computer Society, (1997)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Oliver Weiss

Oliver Weiß

Oliver Weiß

Oliver Weiss

Oliver Weiß

 

Other publications of authors with the same name

Interconnect routing of embedded FPGAs using standard VLSI routing tools., , , and . SoC, page 121-124. IEEE, (2010)A 550 Mb/s Radix-4 Bit-level Pipelined 16-State 0.25-mu m CMOS Viterbi Decoder., , , , , and . ASAP, page 195-. IEEE Computer Society, (2000)DAiSI -- Dynamic Adaptive System Infrastructure, , , , , and . IESE-Report No. 051.07/E. Fraunhofer Institut für Experimentelles Software Engineering, (June 2007)Integrating Sensor Nodes into a Middleware for Ambient Intelligence, , and . Proceedings of the Workshop on Building Software for Sensor Networks, Portland, Oregon, USA, ACM, (October 2006)Electronic Proceedings.Semi Custom Design: A Case Study on SIMD Shufflers., , , , , , , and . PATMOS, volume 4644 of Lecture Notes in Computer Science, page 433-442. Springer, (2007)Aufnahme, Analyse und Visualisierung von Bewegungen nativer Herzklappen in-vitro., , , and . Bildverarbeitung für die Medizin, page 328-332. Springer, (2008)Software Architecture Best Practices for Enterprise Artificial Intelligence., , , , , , and . GI-Jahrestagung, volume P-307 of LNI, page 165-181. GI, (2020)An Echo-Cancelling Front-End for 112Gb/s PAM-4 Simultaneous Bidirectional Signaling in 14nm CMOS., , , , , , , , , and 10 other author(s). ISSCC, page 194-196. IEEE, (2021)A model to quantitatively assess the security of organizations. Erlangen-Nürnberg, (2008)