Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Enhancing the Parallelization of Non-bonded Interactions Kernel for Virtual Screening on GPUs., , , , , and . IWBBIO (2), volume 9044 of Lecture Notes in Computer Science, page 620-626. Springer, (2015)UMH: A Hardware-Based Unified Memory Hierarchy for Systems with Multiple Discrete GPUs., , , , , , , , and . ACM Trans. Archit. Code Optim., 13 (4): 35:1-35:25 (2016)Thermal management of manycore systems with silicon-photonic networks., , , and . DATE, page 1-6. European Design and Automation Association, (2014)Efficient Hardware Barrier Synchronization in Many-Core CMPs., , and . IEEE Trans. Parallel Distributed Syst., 23 (8): 1453-1466 (2012)MGSim + MGMark: A Framework for Multi-GPU System Research., , , , , , , , , and 3 other author(s). CoRR, (2018)MGPU-TSM: A Multi-GPU System with Truly Shared Memory., , , , , , , , and . CoRR, (2020)A novel network fabric for efficient spatio-temporal reduction in flexible DNN accelerators., , , and . NOCS, page 1-8. ACM, (2021)The Challenge of Classification Confidence Estimation in Dynamically-Adaptive Neural Networks., , , , and . SAMOS, volume 13227 of Lecture Notes in Computer Science, page 505-522. Springer, (2021)AXI4MLIR: User-Driven Automatic Host Code Generation for Custom AXI-Based Accelerators., , , , , , , , and . CGO, page 143-157. IEEE, (2024)Efficient and scalable barrier synchronization for many-core CMPs., , and . Conf. Computing Frontiers, page 73-74. ACM, (2010)