( en | de | ru )

 

Disambiguation of "Martorell, Xavier"

Author of the publication

copydeleteadd this publication to your clipboard
Implementing MPI on the BlueGene/L Supercomputer.

, , , , , , , , , , , , and . Euro-Par, volume 3149 of Lecture Notes in Computer Science, page 833-845. Springer, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Xavier Martorell

Carmen Tort-Martorell

Xavier Domont

Xavier Lambin

Xavier Fontaine

 

Other publications of authors with the same name

Exploiting Parallelism on GPUs and FPGAs with OmpSs., , , , , and . ANDARE@PACT, page 4:1-4:5. ACM, (2017)Parallelware Tools: An Experimental Evaluation on POWER Systems., and . ISC Workshops, volume 11887 of Lecture Notes in Computer Science, page 352-360. Springer, (2019)Compiler Automatic Discovery of OmpSs Task Dependencies., , and . LCPC, volume 7760 of Lecture Notes in Computer Science, page 234-248. Springer, (2012)Implementation of a hierarchical N-body simulator using the Ompss programming model., , and . IA3@SC, page 23-30. ACM, (2011)An Overview of the Blue Gene/L System Software Organization., , , , , , , , , and 4 other author(s). Euro-Par, volume 2790 of Lecture Notes in Computer Science, page 543-555. Springer, (2003)Reducing data access latency in SDSM systems using runtime optimizations., , , , , , , and . CASCON, page 160-173. ACM, (2010)Work-efficient parallel non-maximum suppression for embedded GPU architectures., , , and . ICASSP, page 1026-1030. IEEE, (2016)Kernel-level Scheduling for the Nano-threads Programming Model., , , , , and . International Conference on Supercomputing, page 337-344. ACM, (1998)OmpSs@FPGA Framework for High Performance FPGA Computing., , , , , , , , and . IEEE Trans. Computers, 70 (12): 2029-2042 (2021)Hardware-Software Coherence Protocol for the Coexistence of Caches and Local Memories., , , , , and . IEEE Trans. Computers, 64 (1): 152-165 (2015)