Author of the publication

Design Space exploration of FPGA-based accelerators with multi-level parallelism.

, , , , , and . DATE, page 1141-1146. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A WCET-aware cache coloring technique for reducing interference in real-time systems., , , and . CoRR, (2019)Multi-granularity sampling for simulating concurrent heterogeneous applications., , and . CASES, page 217-226. ACM, (2008)A Real Time Signal Processing for an Anticollision Road Radar System., , , , and . VTC Fall, page 1-5. IEEE, (2006)Design of Multiple-Target Tracking System on Heterogeneous System-on-Chip Devices., , , and . IEEE Trans. Vehicular Technology, 65 (6): 4802-4812 (2016)Energy consumption in reconfigurable mpsoc architecture: Two-level caches optimization oriented approach., , , and . IDT, page 1-6. IEEE, (2013)Keynote 2: "Embedded systems design for critical applications".. IDT, page xii. IEEE, (2016)Efficient FPGA implementation of H.264 CAVLC entropy decoder., , , , and . IDT, page 1-3. IEEE, (2013)Scalable row-based parallel H.264 decoder on embedded multicore processors., , , and . Signal Image Video Process., 9 (Supplement-1): 57-71 (2015)Performance Prediction for Convolutional Neural Networks in Edge Devices., , , and . CoRR, (2020)A GPU enhanced LIDAR Perception System for Autonomous Vehicles., , , and . PDP, page 232-236. IEEE, (2020)