( en | de | ru )

 

Disambiguation of "Narayanan, Sridhar"

Author of the publication

copydeleteadd this publication to your clipboard
Optimal Sequencing of Scan Registers.

, , and . ITC, page 293-302. IEEE Computer Society, (1992)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

P Narayanan

Hermine Narayanan

Vidya Narayanan

Sridhar Vempati

Sridhar Boppana

 

Other publications of authors with the same name

Optimal Configuring of Multiple Scan Chains., , and . IEEE Trans. Computers, 42 (9): 1121-1131 (1993)Position Effects in Search Advertising and their Moderators: A Regression Discontinuity Approach., and . Marketing Science, 34 (3): 388-407 (2015)Asynchronous multiple scan chain., and . VTS, page 270-276. IEEE Computer Society, (1995)Keynote address tribute to Professor Mel Breuer: Contributions to CAD and Test., , , and . VTS, page 1. IEEE Computer Society, (2017)Reconfigurable scan chains: a novel approach to reduce test application time., and . ICCAD, page 710-715. IEEE Computer Society / ACM, (1993)Configuring multiple scan chains for minimum test time., , and . ICCAD, page 4-8. IEEE Computer Society / ACM, (1992)Identifying Causal Marketing Mix Effects Using a Regression Discontinuity Design., , and . Marketing Science, 30 (6): 1079-1097 (2011)TSOtool: A Program for Verifying Memory Systems Using the Memory Consistency Model., , , , and . ISCA, page 114-123. IEEE Computer Society, (2004)Testability, Debuggability, and Manufacturability Features of the UltraSPARCTM-I Microprocessor., , , , , , , and . ITC, page 157-166. IEEE Computer Society, (1995)Implementation of a third-generation 1.1-GHz 64-bit microprocessor., , , , , , , , , and 12 other author(s). IEEE J. Solid State Circuits, 37 (11): 1461-1469 (2002)